CPU INFOrmation library (x86/x86-64/ARM/ARM64, Linux/Windows/Android/macOS/iOS)
-
Updated
Dec 9, 2024 - C
#
cpu-model
Here are 28 public repositories matching this topic...
Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs
simulator cpu pipeline mips simulation mipt cpu-cache optimizations computer-architecture risc cpu-model risc-v branch-prediction computer-architecture-lesson branch-predictor clock-precise pre-silicon mips-binutils prediction-algorithms
-
Updated
Jun 11, 2022 - C++
Open source ISS and logic RISC-V 32 bit project
linux c-plus-plus fpga processor iss embedded-systems verilog cpu-model risc-v soft-core 32-bit risc-processor co-simulation
-
Updated
Nov 27, 2024 - C++
A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )
processor-architecture cpu vhdl isa cpu-model instruction-set-architecture mips-processor vhdl-modules risc-processor vhdl-code cpu-architecture multi-cycle processor-design
-
Updated
Jun 19, 2021 - VHDL
Central Processing Unit Information Gathering Tool
security cpu system-information cpuid cpu-info vulnerability-detection cpu-model security-tools cpuinfo linux-system system-info cpu-vulnerability cpu-script cpu-vulnerability-check cpu-vulnerability-checker cpu-security intel-cpu amd-cpu intel-cpu-info amd-cpu-info
-
Updated
Jan 26, 2020 - Python
LatticeMico32 instruction set simulator project
linux c-plus-plus embedded fpga processor gdb iss python3 tcp-socket debug tkinter risc cpu-model 32-bits soft-core serial-communication latticemico32 com0com
-
Updated
Nov 25, 2024 - C++
One Instruction Set Computer
-
Updated
Aug 18, 2017 - Python
-
Updated
Nov 21, 2018 - Verilog
A small general purpose, scalable, 16-bit, 16 instruction CPU core written in VHDL
-
Updated
Nov 8, 2020 - C
CPU-based Radiosity: Final Team Project., testing - optimization & parallel skill
-
Updated
Jan 18, 2017 - C++
MIPT-V Pipeline Flowchart Visualizer
simulator cpu pipeline mips simulation mipt cpu-cache optimizations computer-architecture cycle-accurate risc cpu-model prediction-algorithm risc-v branch-prediction computer-architecture-lesson branch-predictor clock-precise pre-silicon
-
Updated
Jun 25, 2022 - CSS
Tiny series: A handwritten CPU of MIPS instruction set.
-
Updated
Mar 27, 2020 - Verilog
Improve this page
Add a description, image, and links to the cpu-model topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the cpu-model topic, visit your repo's landing page and select "manage topics."